Home
>
Verimag
>
Actualités
An article on Verimag in Minalogic News
View online :
Portrait Minalogic
Browsing
Sections
Verimag
Members
Publications
Tools
Ongoing Phd Thesis
Jobs and Internships
Projects
Partners
Workshops and Conferences
Seminars
Documents
Topics
Contact
Site Map
Building Access
News
Seminars
Seminars
4 April 2024
Sébastien Michelland:
Abstract interpreters: a monadic approach to modular verification
New publications
Some Recent Publications
Marius Bozga, Radu Iosif, Florian Zuleger:
Iterating Non-Aggregative Structure Compositions
Marius Bozga, Radu Iosif, Florian Zuleger:
Regular Grammars for Sets of Graphs of Tree-Width 2
Oussama Oulkaid, Bruno Ferres, Matthieu Moy, Pascal Raymond, Mehdi Khosravian:
Modeling Techniques for the Formal Verification of Integrated Circuits at Transistor-Level: Performance vs. Precision Trade-offs
Marius Bozga, Radu Iosif, Arnaud Sangnier, Neven Villani:
Counting Abstraction and Decidability for the Verification of Structured Parameterized Networks
Jobs and internships
Jobs and internships
Contact
|
Site Map
|
Site powered by SPIP 4.4.28
+
AHUNTSIC
[CC License]
info visites
3981688
English
Français