Wednesday 29th January 2014, between 5pm and 6 pm, Matthieu Moy (Verimag) gives a Lecture at collège de France on « Virtual prototyping of systems on chip for an efficient and faithful simulation »
Home > Verimag > Actualités
A Lecture at collège de France by Matthieu Moy
View online : http://www.college-de-france.fr/sit...
Browsing
News
Seminars
New publications
- Some Recent Publications
- Joseph Sifakis: Testing System Intelligence
- Claire Maiza: Hardware and software analyses for precise and efficient timing analysis
- Karine Altisen, Alain Cournier, Geoffrey Defalque, Stéphane Devismes: Self-stabilizing synchronous unison in directed networks
- Léo Gourdin: Lazy Code Transformations in a Formally Verified Compiler
Jobs and internships
- Jobs and internships
- [Master] Implementation of critical applications on multi-core: execution mode analysis to reduce interferences
- PERSYVAL Master 2 Scholarships
- [L3/M1] Theory and Practice of Vectorial Extension for Stream Processing
- [Master] Modeling and Characterizing Fault Attacks exploiting the Memory Architecture
- [Master] Proved-Secure Compilation for RISC-V Processor
- [Master] Formal Methods for the Verification of Self-Adapting Distributed Systems
- [Master] Modular Analysis for Formal Verification of Integrated Circuits at Transistor Level
- [Master]Leakage in presence of an active and adaptive adversary
- [PostDoc] Implementation of critical applications on multi-core: execution mode analysis to reduce interferences